The performance of AlGaN / GaN heterostructure field-effect transistors ͑HFETs͒ with either uncapped surfaces or with low-temperature ͑LT͒ GaN or SiO 2 or SiN x as gate insulators is reported. The sheet carrier concentrations of AlGaN / GaN HFETs with any of these surface insulating layers are similar to each other and in each case about 50% higher than that in an AlGaN / GaN HFET with a free surface. This result is consistent with the insulator layers providing passivation of surface states that cause the depletion of the channel layer. Due to the closer lattice match with the AlGaN surface layer, the HFET with a LT-GaN layer as the gate insulator shows the best dc and rf device performance, demonstrating that this material is an effective insulator for nitride electronic devices.
INTRODUCTION
The recent progress in the development of AlGaN / GaN heterojunction field-effect transistors ͑HFETs͒ for highfrequency and high-power applications has been very rapid.
1- 6 The wide band gap and high breakdown voltage of this materials system means that AlGaN / GaN HFETs have enormous potential for uncooled operation in hightemperature environments. These devices are capable of producing very high microwave power densities ͑Ͼ12 W/mm͒, along with high breakdown voltage and low noise figures. In order to improve the performance for high-power, hightemperature applications, insulating gate layers are widely employed to reduce gate leakage current, increase operating voltage, and protect the device surface. [5] [6] [7] [8] [9] [10] The use of gate insulators for compound semiconductor electronics would alleviate many of the problems encountered in current Schottky-based devices, such as poor thermal stability. Furthermore, circuit design can be simplified since enhancement-mode metal-oxide-semiconductor field-effect transistors ͑MOSFETs͒ can be used to form single-supply voltage control circuits for power transistors. The use of MOSFETs also allows the use of complementary devices, thus producing less power consumption and allowing for simpler circuit design. Many reports have indicated that using a gate insulator on AlGaN / GaN HFETs might cause enhancement of the carrier density in the channel. This can be explained if the surface insulating layers reduce surfacestate-related depletion of the channel layer. 10 In previous works, SiO 2 , SiN x , AlN, Ga 2 O 3 , Sc 2 O 3 , Gd 2 O 3 , Ta 2 O 3 , and some polymer substances have all been used as the insulating material of nitride-based HFETs. Another possibility as the gate insulator is GaN grown at low temperature ͑LT-GaN͒. This is a common nucleation layer for GaN growth on sapphire but has poor crystalline quality and very high resistivity. [27] [28] [29] [30] [31] It has quite different electrical properties from high-temperature-grown GaN layers and has been used as a stable insulating gate layer for nitride-based devices. [32] [33] [34] [35] [36] Using LT-GaN as the insulating layer of nitridebased devices has the advantage of growth within the same metal-organic chemical-vapor deposition ͑MOCVD͒ system as the active layers of the HFET structure, which avoids surface contamination. In addition, the close lattice match with the nitride-based device layers reduces strain effects. In this study, LT-GaN, SiO 2 , and SiN x are compared as insulating gate layers on AlGaN / GaN HFETs.
EXPERIMENT
Samples used in this study were all grown on c-face ͑0001͒ sapphire substrates in a vertical geometry MOCVD reactor. 37, 38 was first grown on top of the sapphire substrate at 560°C. The temperature was then raised to 1060°C to grow a 2-m-thick undoped GaN ͑n ϳ 3 ϫ 10 16 cm −3 ͒ buffer layer. On top of the buffer layer, a 50-nm-thick Mg-doped GaN layer was grown to eliminate substrate leakage current and enhance the pinch-off characteristics. 37 Hall-effect measurements were used to obtain the carrier concentration, using 5 ϫ 5 mm 2 dimension samples with Van der Pauw patterns. The contact areas were defined by photolithography. For samples B, C, and D, extra etching processes to remove the high-resistivity capping layers above the Ohmic contact areas were achieved by inductively coupled plasma ͑ICP͒ etching. Ti/ Al/ Ti/ Au ͑50/ 100/ 50/ 200 nm͒ multilayer metal was deposited by e-beam evaporation and patterned as Ohmic contacts on the exposed Si-doped Al 0.25 Ga 0.75 N barrier layer of each sample. In order to study the electrical characteristics, metalinsulator-semiconductor heterojunction field-effect transistors ͑MIS-HFETs͒ were fabricated. Mg ions were implanted into the samples for electrical isolation and also for defining active areas. After the source/drain Ohmic contact regions were defined on the active areas by photolithography, addi- For sample A, the gate electrode was deposited on top of the Al 0.25 Ga 0.75 N barrier layer. For samples B, C, and D, the gate electrodes were located on top of the different insulating gate layers. A scanning electron micrograph of a completed device from sample B is shown in Fig. 2 . The gate length and width on the fabricated device are 0.5 and 100m, respectively. The device dc electrical characteristics were measured at room temperature by using an Agilent 4156C semiconductor parameter analyzer. Figure 3 compares the sheet carrier concentrations ͑n s ͒ as a function of temperature in the four samples. In samples B, C, and D, the sheet carrier concentrations are similar and about 50% higher than the free-surface structure, sample A. This result is consistent with these insulator layers changing the electronic density of states at the Al 0.25 Ga 0.75 N barrier layer surface and reducing the surface-related depletion of the channel layer. 10 This phenomenon can be thought of as the insulator layers providing partial passivation of surface states on the Al x Ga 1−x N surface 38, 39 . The LT-GaN cap layer of sample B has a very high resistivity, larger than 10 11 ⍀ / Ǣ. From past works, it is known that the LT-GaN is a highly compensated material, due to the deep acceptor states originating from the high density of structural defects. [33] [34] [35] [36] [37] Therefore, this result differs from that in the conventional GaN / Al x Ga 1−x N / GaN heterostructure. In that case, high-temperature-grown GaN cap layers produce a reduction in sheet carrier concentration. Figure 5 shows the comparison of drain-source saturation currents ͑I DSS ͒ when the gate bias ͑V GS ͒ is at 0 V. Samples B, C, and D have I DSS of 495, 217, and 215 mA/ mm, respectively. Those currents are higher than the I DSS of 94 mA/ mm in sample A. This result may be attributed to the increase in effective carrier concentration in the channel in samples with insulating gate layers. From a comparison of the current ramps and the saturation currents of those samples, the different influences of the insulating cap layers become evident. Compared with a free-surface sample ͑sample A͒, the structures with an insulating cap layer have a lower surface-state density that reduces the surface-related depletion effects. Moreover, the structure with a LT-GaN capping layer ͑sample B͒ has a superior dc performance to the other two insulator capping layer structures. This may be attributed to the better lattice match with the underlying Al 0.25 Ga 0.75 N surface layer and the absence of contamination that might occur on moving the samples from the MOCVD reactor to the PECVD system.
RESULTS AND DISCUSSION
In S-parameter measurements were performed for samples A and B. In Fig. 7 , the corresponding current gain ͉h 21 ͉, maximum stable gain ͑MSG͒, and maximum available gain ͑MAG͒ are given from the S-parameter measurement as a function of frequency. The f T / f max values in samples A and B are 9.7/ 14.4 and 19.4/ 33.8 GHz, respectively. The f T and f max enhancements in sample B also could be attributed to the higher transconductance, which is caused by the influence of the LT-GaN capping layer.
SUMMARY AND CONCLUSIONS
In this study, the influence of LT-GaN / SiO 2 / SiN x as gate insulators on AlGaN / GaN HFETs was studied. The 
